Skip to main content

Tachyum says it's one step closer to Prodigy release

Prodigy FPGA processor prototype with I/O motherboard
(Image credit: Tachyum)

Chip startup Tachyum has revealed the finished development of the motherboard for its highly-anticipated Prodigy Universal processor.

Built using field-programmable gate array (FPGA) emulation boards, Tachyum has been hailing Prodigy’s significantly improved performance and lower lower energy consumption for the past few years.

A couple of months back the company announced that it was completing in-house testing of Prodigy prototypes before rolling them out to early adopters. It’s now taken another leap towards production-ready use with the launch of the I/O motherboard.

“Our I/O motherboard, in conjunction with our CPU motherboard, enables our engineers to fully test the functionality of Prodigy. Together, these two FPGA-based boards provide the basis of a system that can be cascaded to fully emulate an entire 128-core Prodigy processor,” said Dr. Radoslav Danilak, co-founder and CEO of Tachyum.

I/O Motherboard

The Tachyum Prodigy FPGA DDR-IO Board connects to the previously announced Prodigy FPGA CPU Board to provide memory and I/O connectivity for the FPGA-based prototype CPU.

Tachyum claims that its universal processor will be able to efficiently run all kinds of workloads, from high-performance computing and Artificial Intelligence (AI) to web servers. This allows it to help eliminate the use of a heterogeneous combination of hardware to suit different workloads in data centers.

A prototype of the Prodigy Universal processor

(Image credit: Tachyum)

The company claims that the I/O motherboard gives it everything it needs to perform I/O device porting and I/O compatibility testing prior to tape out of the silicon version of the processor.

The FPGA DDR-IO Board supports four channels of DDR4 with two DIMM slots per channel for a total of eight DIMM slots, and 32 lanes of PCIe 3.0 with four PCIe connectors. 

The board also offers the flexibility to be configured to accommodate the test chips for DDR5 and PCIe 5.0 to test and validate the 5nm test silicon from its semiconductor IP suppliers, which Tachyum hopes to get to later this year. 

Mayank Sharma

With almost two decades of writing and reporting on Linux, Mayank Sharma would like everyone to think he’s TechRadar Pro’s expert on the topic. Of course, he’s just as interested in other computing topics, particularly cybersecurity, cloud, containers, and coding.